RISC-V hardware emulator in Rust

I wrote a RISC-V hardware emulator in Rust! It supports both privilidge and unprivilidge instruction sets.

You can look at the source code here: https://github.com/enathang/Risc-V-Emulator